The embedded world Exhibition&Conference is the world´s biggest exhibition of its kind and the meeting-place of the international embedded community. Embedded technologies are in action everywhere -whether in the car, data and telecommunication systems, industrial and consumer electronics, military systems or aerospace. 704 exhibitors showed the about 16.000 visitors the full range of products for embedded technologies in 2009: hardware, software, tools, services and lots more.
More here: http://www.embedded-world.de
Monday, March 1, 2010
Monday, November 16, 2009
FREE JTAG Boundary-Scan Training Classes
For those interested in learning more about Boundary-Scan, Corelis (a JTAG Boundary-Scan company) offers free three-day training classes that include a boundary-scan tutorial and hands-on lab exercises using Corelis ScanExpress hardware and software. The training class covers all aspects of boundary-scan testing using Corelis ScanExpress tools. Design for testability (DFT), JTAG embedded functional test (JET), in-system programming (ISP) and test procedure generation are also covered.
Thursday, November 12, 2009
JTAG Boundary Scan Engineers on Facebook
Friday, May 1, 2009
JTAG Hacking
A JTAG enthusiast writes of his experience using JTAG to de-brick a router with corrupted firmware. JTAG is used to basically get access to the chips containing corrupted firmware and reprogram/reset code in the memory.
Read about it here:
http://www.networkworld.com/community/node/38699
Read about it here:http://www.networkworld.com/community/node/38699
Thursday, January 15, 2009
iNEMI Boundary-Scan Adoption Survey
iNEMI wants to hear about your experiences with boundary scan. Whether you work with printed circuit boards and use the technology (e.g., are a PCB designer, test engineer, engineering manager, design-for-test consultant, service & support staff, system architect, test equipment provider, etc.) or are an IC designer who integrates boundary scan into your products - iNEMI wants to hear from you. iNEMI is gauging the adoption rate of boundary scan and identifying any impediments to widespread use. Your input can provide valuable feedback to help improve test implementation and coverage for electronic products.

Survey Closed

Survey Closed
Monday, January 12, 2009
How to Embed BSDL File Names in the Board Schematics and Netlist with Cadence OrCAD Capture
This article explains how to use the Cadence OrCAD Capture program to embed the BSDL file names in the schematics. The BSDL file name and package information will then be included in the packages section of a Telesis format netlist when it is created by OrCAD Capture.
EMA Currents - Winter 2008 Edition
EMA Currents - Winter 2008 Edition
Tuesday, December 16, 2008
TMAG Testability Management Action Group
The Testability Management Action Group (TMAG) is a grass roots organization made up of test professionals who believe that success for Testability in general, and Design for Testability (DFT) in particular, requires the involvement and the support of management at all levels.
We commend them for their hard work in DFT.
TMAG Testability Management Action Group
We commend them for their hard work in DFT.
TMAG Testability Management Action Group
Subscribe to:
Posts (Atom)

